Lecture 14 (Supplementary)

spi2dac.v Explained

Peter Cheung Department of Electrical & Electronic Engineering Imperial College London

URL: www.ee.imperial.ac.uk/pcheung/teaching/E2_CAS/ E-mail: p.cheung@imperial.ac.uk

PYKC 20 Dec 2024

Spi2dac.v design overview

- The components inside spi2dac are:
- 1. Clock divider
- 2. Load detector to detect load pulse
- 3. FSM to control the spi interface
- Parallel to serial shift register to shift OUT the command and data to the DAC
- Various gates e.g. inverters and AND gates



- Note that the Verilog code is designed to match the block diagram shown here
- It consists of TWO state machines, a counter and a shift register

The 1MHz clock generator



The load pulse detector



The SPI Controller FSM



The data shift register

